

Preview of 4 bit Full Subtractor Design and Layout

1. Schematic design of 1-bit subtractor




Figure 1.1 : Schematic design of 1-bit Subtractor design

2. Transient Analysis of 1-bit Subtractor



Figure 1.2 : Transient Analysis of 1-bit Subtractor design

3. Layout Design of 1 bit Full subtractor




Figure 1.3 : Layout design of 1-bit Subtractor design

4. 4 bit full subtractor schematic design






Figure 1.4 : Schematic design of 4-bit Subtractor design

5. Layout Design of 1 bit full subtractor




(a)



(b)

Figure 1.5 : a, b, Layout design of 1-bit Subtractor design

Verification log :



DRC and LVS result :






Figure 1.6: DRC result of 4-bit Subtractor design



(a)



9b)

Figure 1.7 : a,b, LVS check result of 4-bit Subtractor design